Just postedUrgently hiring Use left and right arrow keys to navigate
Provided by the employer
Verified Pay check_circle $112 per hour
Hours Full-time, Part-time
Location El Segundo, CA 90245
El Segundo, California open_in_new

About this job

Job Description

Job Description

We are looking for multiple Senior Verification Engineers – ASIC & Networking for contracts through the end of June. High possibility of extending or converting to an FTE.

Location: Remote is acceptable, but on site is preferred.

Must relocate upon conversion to Cupertino, CA, El Segundo, CA, Kent, WA , or Austin, TX, nonnegotiable.

 

Responsibilities

·         Own verification planning and execution for complex blocks and subsystems, from test plan through sign-off

·         Translate design specifications into verification strategies, measurable coverage goals, and early identification of high-risk scenarios

·         Select verification methods for each problem, including constrained-random simulation, formal analysis, and directed testing

·         Develop verification environments, reference models, scoreboards, protocol monitors, coverage components, and assertions

·         Drive functional coverage closure, regression health, and sign-off readiness across simulation and formal results

·         Build verification infrastructure, regression and CI systems, and reuse strategy across IP, subsystem, and SoC levels

·         Apply and build AI-assisted verification capabilities for stimulus generation, regression triage, and coverage analytics

·         Review testbench architecture and debug methodology; mentor junior engineers in verification methodology

 

Basic Qualifications

·         Bachelor’s degree in Electrical Engineering, Computer Engineering, or related field, or 7+ years equivalent experience

·         Minimum 5 years of professional experience in ASIC or SoC functional verification

·         Hands-on expertise in SystemVerilog, UVM, or formal testbench development and maintenance

·         Experience with metric-driven verification for planning, assertions, and functional coverage closure

·         Experience verifying complex digital control and datapath logic, including RTL and system-level debug

 

Preferred Qualifications

·         Background in space-based communications, wireless communications, modem, baseband, or DSP hardware

·         Experience verifying LDPC, FEC, framing, or beamforming logic using bit-accurate reference models and fixed-point analysis

·         Formal verification experience on production silicon (connectivity, register maps, arbitration, CDC, or security properties)

·         Experience with interconnect or NoC verification covering performance, bandwidth, QoS, and deadlock analysis

·         Experience verifying fault tolerance and reliability features (ECC, redundancy schemes, or fault injection)

·         Experience developing C-based or portable stimulus for SoC, CPU boot, and firmware-driven test scenarios

·         Experience applying AI, ML, or LLM tooling to stimulus generation, regression triage, or coverage analysis

\nCompany Description

We support contract and project-based opportunities in information technology, data and analytics, engineering, operations, and business services. Our team focuses on responsive communication, a transparent recruiting process, and matching consultants with meaningful work that aligns with their experience.

Company Description

We support contract and project-based opportunities in information technology, data and analytics, engineering, operations, and business services. Our team focuses on responsive communication, a transparent recruiting process, and matching consultants with meaningful work that aligns with their experience.

Nearby locations

Posting ID: 1303613009 Posted: 2026-10-09 Job Title: Senior Verification Engineer